



[Advanced Scholar Search](#)
[Scholar Preferences](#)
[Scholar Help](#)

Scholar

Results 1 - 5 of 5 for **digital circuit mapping "Wolfgang Roesner"**. (0.07 seconds)

Tip: Try removing quotes from your search to get more results.

EDA in IBM: past, present, and future

J Darringer, E Davidson, DJ Hathaway, B Koenemann, ... - IEEE Transactions on Computer-Aided Design of Integrated ..., 2000 - ieeexplore.ieee.org

... 44] and waveform technology mapping [45], and to ... to CMOS for high-performance digital designs, and the area of conventional circuit simulation continued ...

Cited by 15 - [Web Search](#) - [research.ibm.com](#) - [research.ibm.com](#) - [all 4 versions »](#) - [Library Search](#)

Functional verification of the POWER4 microprocessor and POWER4

JM Ludden, TN Le - [research.ibm.com](#)

... M4: Gate/transistor-level model; result of custom circuit design or logic ... **Mapping**

TexVHDL to a Boolean netlist level requires algorithms akin to logic synthesis ...

[View as HTML](#) - [Web Search](#) - [researchweb.watson.ibm.com](#) - [research.ibm.com](#)

ESSDERC 2003

P Estoril - [ieeexplore.ieee.org](#)

... Coupled Device, circuit and interconnect 17 Bandwidth Silicon Photodetector Arrays for ... Gigabit Photodiodes in Standard Digital 51 nanometer CMOS Technologies ...

[Web Search](#)

Simple APDL implementation of a 3D FEM simulator for mutual capacitances of arbitrarily shaped ...

A Hieke - Intern. Conference on Modeling and Simulation of ..., 1999 - [comppub.com](#)

... CAMACO can be used on any platform running ANSYS™: AIX™, Digital Unix™, HP-UX™, IRIX™, Solaris™, UNICOS™ and WindowsNT™. Fig. ...

Cited by 2 - [Web Search](#) - [nanotech2003.com](#) - [nrc.org](#) - [ansys.com](#) - [all 8 versions »](#)

APDL IMPLEMENTATION OF A 3D FEM CAPACITANCE SIMULATOR FOR ARBITRARILY SHAPED INTERCONNECTS

A Hieke - [cr.org](#)

... were then primarily initiated by the microwave community and later by demands for increased speed and performance of VLSI / ULSI and printed circuit boards as ...

[Web Search](#) - [comppub.com](#)

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2005 Google



[Advanced Scholar Search](#)
[Scholar Preferences](#)
[Scholar Help](#)

Scholar

Results 1 - 5 of 5 for **digital circuit mapping "Wolfgang Roesner"**. (0.07 seconds)

Tip: Try removing quotes from your search to get more results.

EDA in IBM: past, present, and future

J Darringer, E Davidson, DJ Hathaway, B Koenemann, ... - IEEE Transactions on Computer-Aided Design of Integrated ..., 2000 - ieeexplore.ieee.org

... 44] and waveform technology **mapping** [45], and to ... to CMOS for high-performance digital designs, and the area of conventional **circuit** simulation continued ...

Cited by 15 - [Web Search](#) - [research.ibm.com](#) - [research.ibm.com](#) - [all 4 versions »](#) - [Library Search](#)

Functional verification of the POWER4 microprocessor and POWER4

JM Ludden, TN Le - [research.ibm.com](#)

... M4: Gate/transistor-level model; result of custom **circuit** design or logic ... **Mapping**

TexVHDL to a Boolean netlist level requires algorithms akin to logic synthesis ...

[View as HTML](#) - [Web Search](#) - [researchweb.watson.ibm.com](#) - [research.ibm.com](#)

ESSDERC 2003

P Estoril - [ieeexplore.ieee.org](#)

... Coupled Device, **circuit** and interconnect 17 Bandwidth Silicon Photodetector Arrays for ... Gigabit Photodiodes in Standard **Digital** 51 nanometer CMOS Technologies ...

[Web Search](#)

Simple APDL implementation of a 3D FEM simulator for mutual capacitances of arbitrarily shaped ...

A Hieke - Intern. Conference on Modeling and Simulation of ..., 1999 - [comppub.com](#)

... CAMACO can be used on any platform running ANSYS™: AIX™, **Digital Unix™**, HP-UX™, IRIX™, Solaris™, UNICOS™ and WindowsNT™. Fig. ...

Cited by 2 - [Web Search](#) - [nanotech2003.com](#) - [nrc.org](#) - [ansys.com](#) - [all 8 versions »](#)

APDL IMPLEMENTATION OF A 3D FEM CAPACITANCE SIMULATOR FOR ARBITRARILY SHAPED INTERCONNECTS


A Hieke - [cr.org](#)

... were then primarily initiated by the microwave community and later by demands for increased speed and performance of VLSI / ULSI and printed **circuit** boards as ...

[Web Search](#) - [comppub.com](#)

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2005 Google



Tip: Try removing quotes from your search to get more results.

Your search - "Derek Edward Williams" - did not match any articles.

Suggestions:

- Make sure all words are spelled correctly.
- Try different keywords.
- Try more general keywords.
- Try your query on the entire web.

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2005 Google

[Advanced Scholar Search](#)
[Scholar Preferences](#)
[Scholar Help](#)**Scholar**Results 1 - 3 of 3 for **verify HDL circuit instrumentation "override"**. (0.08 seconds)

Tip: Try removing quotes from your search to get more results.

Microprocessors, Platforms, and Systems

S Audience - cse.psu.edu

... be used in gate-level or other lower-level simulations, to **verify** bottom-up ... A digital circuit is an implementation of the specification of a desired function ...

[Web Search](#)**Automating Test Generation For Discrete Event Oriented Real-Time Embedded Systems.**

SJ Cunning - ece.arizona.edu

... implementation independent. In Model-based Codesign, we **verify** correctness of models through computer simulation. ... S/W synthesis & HDL synthesis for custom H/W ...

[Cited by 4](#) - [View as HTML](#) - [Web Search](#)**Improving File System Performance With An FPGA**

J Lawrence - jonathan-lawrence.co.uk

... 7.3.1 Code **Instrumentation**60 7.3 ... on an integrated **circuit**) will double ...

[View as HTML](#) - [Web Search](#) - [jonathan-lawrence.co.uk](#)[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2005 Google

[Advanced Scholar Search](#)
[Scholar Preferences](#)
[Scholar Help](#)**Scholar**Results 1 - 1 of 1 for verify HDL circuit instrumentation "port mapping". (0.05 seconds)

Tip: Try removing quotes from your search to get more results.

A design framework for asynchronous/synchronous circuits based on CHP to HDL translation

M Renaudin, P Vivet, F Robin, G TIMA - Proc. International Symposium on Advanced Research in ..., 1999 - dx.doi.org

... to allow the designer to **verify** the specification by ... timing assumptions made by various circuit styles may be ... global variables in an external HDL package, and ...Cited by 14 - [Web Search](#) - [doi.ieeecs.org](#) - [ieeexplore.ieee.org](#) - [doi.ieeecomputersociety.org](#) - [all 6 versions »](#)[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2005 Google

[Advanced Scholar Search](#)[Scholar Preferences](#)[Scholar Help](#)**Scholar**Results 1 - 1 of 1 for **verify HDL circuit instrumentation "port mapping"**. (0.05 seconds)

Tip: Try removing quotes from your search to get more results.

A design framework for asynchronous/synchronous circuits based on CHP to HDL translation

M Renaudin, P Vivet, F Robin, G TIMA - Proc. International Symposium on Advanced Research in ..., 1999 - dx.doi.org

... to allow the designer to **verify** the specification by ... timing assumptions made by various circuit styles may be ... global variables in an external HDL package, and ...Cited by 14 - Web Search - doi.ieeecs.org - ieeexplore.ieee.org - doi.ieeecomputersociety.org - all 6 versions »[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2005 Google